DERWENT-ACC-NO: 1992-136975

DERWENT-WEEK:

199217

COPYRIGHT 1999 DERWENT INFORMATION LTD

TITLE:

IC device with built-in EPROM has

polyimide layer - as

passivation laid on area excluding

etched trench above

gate electrode of memory transistor

to ease thermal

stress NoAbstract Dwg 1/2

PATENT-ASSIGNEE: NEC CORP[NIDE]

PRIORITY-DATA: 1990JP-0191743 (July 19, 1990)

MAIN-IPC

PATENT-FAMILY:

PUB-NO

PUB-DATE

LANGUAGE PAGES

JP 04078173 A

002 N/A

March 12, 1992

N/A

APPLICATION-DATA:

PUB-NO

APPL-DESCRIPTOR APPL-NO

APPL-DATE

JP 04078173A

N/A

1990JP-0191743

July 19, 1990

INT-CL (IPC): H01L021/31, H01L027/11, H01L029/78

ABSTRACTED-PUB-NO:

EOUIVALENT-ABSTRACTS:

TITLE-TERMS: IC DEVICE BUILD EPROM POLYIMIDE LAYER

PASSIVATION LAY AREA EXCLUDE

ETCH TRENCH ABOVE GATE ELECTRODE MEMORY

TRANSISTOR EASE THERMAL

STRESS NOABSTRACT

ADDL-INDEXING-TERMS:

INTEGRATED CIRCUIT

DERWENT-CLASS: A85 L03 U11 U13 U14

CPI-CODES: A05-J01B; A12-E07C; L03-G04A; L04-C12E;

EPI-CODES: U11-C05A; U11-C05B9; U13-C04A; U14-A03B7;

SECONDARY-ACC-NO:

CPI Secondary Accession Numbers: C1992-063667 Non-CPI Secondary Accession Numbers: N1992-102210